1
0
Fork 0
forked from forks/qmk_firmware
qmk_firmware/drivers/ugfx/gdisp/st7565/board_st7565_template.h

97 lines
2.8 KiB
C
Raw Normal View History

2017-07-10 09:49:50 +02:00
/*
* This file is subject to the terms of the GFX License. If a copy of
* the license was not distributed with this file, you can obtain one at:
*
* http://ugfx.org/license.html
*/
#ifndef _GDISP_LLD_BOARD_H
#define _GDISP_LLD_BOARD_H
2020-11-26 13:44:17 +01:00
#include "quantum.h"
#define ST7565_LCD_BIAS ST7565_LCD_BIAS_7
2019-08-30 20:19:03 +02:00
#define ST7565_COM_SCAN ST7565_COM_SCAN_DEC
#define ST7565_PAGE_ORDER 0, 1, 2, 3
2017-07-10 09:49:50 +02:00
/*
* Custom page order for several LCD boards, e.g. HEM12864-99
* #define ST7565_PAGE_ORDER 4,5,6,7,0,1,2,3
*/
2020-11-26 13:44:17 +01:00
#define ST7565_A0_PIN C7
#define ST7565_RST_PIN C8
#define ST7565_MOSI_PIN C6
#define ST7565_SCLK_PIN C5
#define ST7565_SS_PIN C4
2017-07-10 09:49:50 +02:00
// DSPI Clock and Transfer Attributes
// Frame Size: 8 bits
// MSB First
// CLK Low by default
static const SPIConfig spi1config = {
2019-08-30 20:19:03 +02:00
// Operation complete callback or @p NULL.
.end_cb = NULL,
// The chip select line port - when not using pcs.
2020-11-26 13:44:17 +01:00
.ssport = PAL_PORT(ST7565_SS_PIN),
2019-08-30 20:19:03 +02:00
// brief The chip select line pad number - when not using pcs.
2020-11-26 13:44:17 +01:00
.sspad = PAL_PAD(ST7565_SS_PIN),
2019-08-30 20:19:03 +02:00
// SPI initialization data.
.tar0 = SPIx_CTARn_FMSZ(7) // Frame size = 8 bytes
| SPIx_CTARn_ASC(1) // After SCK Delay Scaler (min 50 ns) = 55.56ns
| SPIx_CTARn_DT(0) // Delay After Transfer Scaler (no minimum)= 27.78ns
| SPIx_CTARn_CSSCK(0) // PCS to SCK Delay Scaler (min 20 ns) = 27.78ns
| SPIx_CTARn_PBR(0) // Baud Rate Prescaler = 2
| SPIx_CTARn_BR(0) // Baud rate (min 50ns) = 55.56ns
2017-07-10 09:49:50 +02:00
};
static GFXINLINE void acquire_bus(GDisplay *g) {
2019-08-30 20:19:03 +02:00
(void)g;
2017-07-10 09:49:50 +02:00
// Only the LCD is using the SPI bus, so no need to acquire
// spiAcquireBus(&SPID1);
spiSelect(&SPID1);
}
static GFXINLINE void release_bus(GDisplay *g) {
2019-08-30 20:19:03 +02:00
(void)g;
2017-07-10 09:49:50 +02:00
// Only the LCD is using the SPI bus, so no need to release
2019-08-30 20:19:03 +02:00
// spiReleaseBus(&SPID1);
2017-07-10 09:49:50 +02:00
spiUnselect(&SPID1);
}
static GFXINLINE void init_board(GDisplay *g) {
2019-08-30 20:19:03 +02:00
(void)g;
2020-11-26 13:44:17 +01:00
setPinOutput(ST7565_A0_PIN);
writePinHigh(ST7565_A0_PIN);
setPinOutput(ST7565_RST_PIN);
writePinHigh(ST7565_RST_PIN);
setPinOutput(ST7565_SS_PIN);
palSetPadMode(PAL_PORT(ST7565_MOSI_PIN), PAL_PAD(ST7565_MOSI_PIN), PAL_MODE_ALTERNATIVE_2);
palSetPadMode(PAL_PORT(ST7565_SCLK_PIN), PAL_PAD(ST7565_SCLK_PIN), PAL_MODE_ALTERNATIVE_2);
2017-07-10 09:49:50 +02:00
spiInit();
spiStart(&SPID1, &spi1config);
release_bus(g);
}
2019-08-30 20:19:03 +02:00
static GFXINLINE void post_init_board(GDisplay *g) { (void)g; }
2017-07-10 09:49:50 +02:00
static GFXINLINE void setpin_reset(GDisplay *g, bool_t state) {
2019-08-30 20:19:03 +02:00
(void)g;
2020-11-26 13:44:17 +01:00
writePin(ST7565_RST_PIN, !state);
2017-07-10 09:49:50 +02:00
}
2020-11-26 13:44:17 +01:00
static GFXINLINE void write_cmd(GDisplay *g, gU8 cmd) {
(void)g;
writePinLow(ST7565_A0_PIN);
spiSend(&SPID1, 1, &cmd);
}
2017-07-10 09:49:50 +02:00
2020-11-26 13:44:17 +01:00
static GFXINLINE void write_data(GDisplay *g, gU8 *data, gU16 length) {
2019-08-30 20:19:03 +02:00
(void)g;
2020-11-26 13:44:17 +01:00
writePinHigh(ST7565_A0_PIN);
2017-07-10 09:49:50 +02:00
spiSend(&SPID1, length, data);
}
#endif /* _GDISP_LLD_BOARD_H */