2021-09-29 06:35:14 +02:00
|
|
|
/*
|
|
|
|
Copyright 2021 KapCave
|
|
|
|
|
|
|
|
This program is free software: you can redistribute it and/or modify
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
the Free Software Foundation, either version 2 of the License, or
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
2021-09-01 11:03:14 +02:00
|
|
|
#pragma once
|
2018-03-29 05:20:15 +02:00
|
|
|
|
2021-09-29 06:35:14 +02:00
|
|
|
/* Only required if you add in a trackpoint hardware to the pcb */
|
2022-08-31 09:16:07 +02:00
|
|
|
#ifdef PS2_DRIVER_USART
|
2021-10-20 21:07:40 +02:00
|
|
|
#define PS2_CLOCK_PIN D5
|
|
|
|
#define PS2_DATA_PIN D2
|
2018-03-29 05:20:15 +02:00
|
|
|
|
|
|
|
/* synchronous, odd parity, 1-bit stop, 8-bit data, sample at falling
|
|
|
|
* edge */
|
|
|
|
/* set DDR of CLOCK as input to be slave */
|
|
|
|
#define PS2_USART_INIT() do { \
|
|
|
|
PS2_CLOCK_DDR &= ~(1<<PS2_CLOCK_BIT); \
|
|
|
|
PS2_DATA_DDR &= ~(1<<PS2_DATA_BIT); \
|
|
|
|
UCSR1C = ((1 << UMSEL10) | \
|
|
|
|
(3 << UPM10) | \
|
|
|
|
(0 << USBS1) | \
|
|
|
|
(3 << UCSZ10) | \
|
|
|
|
(0 << UCPOL1)); \
|
|
|
|
UCSR1A = 0; \
|
|
|
|
UBRR1H = 0; \
|
|
|
|
UBRR1L = 0; \
|
|
|
|
} while (0)
|
|
|
|
#define PS2_USART_RX_INT_ON() do { \
|
|
|
|
UCSR1B = ((1 << RXCIE1) | \
|
|
|
|
(1 << RXEN1)); \
|
|
|
|
} while (0)
|
|
|
|
#define PS2_USART_RX_POLL_ON() do { \
|
|
|
|
UCSR1B = (1 << RXEN1); \
|
|
|
|
} while (0)
|
|
|
|
#define PS2_USART_OFF() do { \
|
|
|
|
UCSR1C = 0; \
|
|
|
|
UCSR1B &= ~((1 << RXEN1) | \
|
|
|
|
(1 << TXEN1)); \
|
|
|
|
} while (0)
|
|
|
|
#define PS2_USART_RX_READY (UCSR1A & (1<<RXC1))
|
|
|
|
#define PS2_USART_RX_DATA UDR1
|
|
|
|
#define PS2_USART_ERROR (UCSR1A & ((1<<FE1) | (1<<DOR1) | (1<<UPE1)))
|
|
|
|
#define PS2_USART_RX_VECT USART1_RX_vect
|
|
|
|
#endif
|
|
|
|
|
2022-08-31 09:16:07 +02:00
|
|
|
#ifdef PS2_DRIVER_INTERRUPT
|
2021-10-20 21:07:40 +02:00
|
|
|
#define PS2_CLOCK_PIN D2
|
|
|
|
#define PS2_DATA_PIN D5
|
2018-03-29 05:20:15 +02:00
|
|
|
|
|
|
|
#define PS2_INT_INIT() do { \
|
|
|
|
EICRA |= ((1<<ISC21) | \
|
|
|
|
(0<<ISC20)); \
|
|
|
|
} while (0)
|
|
|
|
#define PS2_INT_ON() do { \
|
|
|
|
EIMSK |= (1<<INT2); \
|
|
|
|
} while (0)
|
|
|
|
#define PS2_INT_OFF() do { \
|
|
|
|
EIMSK &= ~(1<<INT2); \
|
|
|
|
} while (0)
|
|
|
|
#define PS2_INT_VECT INT2_vect
|
|
|
|
|
|
|
|
#endif
|